2018. A New Technology for Reducing Power Consumption in Synchronous Digital Design Using Tri-State Buffer. Diyala Journal of Engineering Sciences . 11, 2 (Jun. 2018), 60–66. DOI:https://doi.org/10.24237/djes.2018.11208.