A New Technology for Reducing Power Consumption in Synchronous Digital Design Using Tri-State Buffer. DJES 2018, 11 (2), 60-66. https://doi.org/10.24237/djes.2018.11208.