“A New Technology for Reducing Power Consumption in Synchronous Digital Design Using Tri-State Buffer” (2018) Diyala Journal of Engineering Sciences, 11(2), pp. 60–66. doi:10.24237/djes.2018.11208.