“A New Technology for Reducing Power Consumption in Synchronous Digital Design Using Tri-State Buffer”, DJES, vol. 11, no. 2, pp. 60–66, Jun. 2018, doi: 10.24237/djes.2018.11208.