[1]
“Low Power and High Speed DFT Architecture”, DJES, vol. 9, no. 4, pp. 83–92, Dec. 2016, doi: 10.24237/djes.2016.09408.