“A New Technology for Reducing Power Consumption in Synchronous Digital Design Using Tri-State Buffer”. Diyala Journal of Engineering Sciences , vol. 11, no. 2, June 2018, pp. 60-66, https://doi.org/10.24237/djes.2018.11208.