Analyzing the Influence of SiO₂ Buried Layer Thickness and Positioning on the Performance of 20 nm N-MOSFETs
DOI:
https://doi.org/10.24237/djes.2025.18302Keywords:
n-MOSFET, Simulation, Silvaco, Buried layer, HfO2, Breakdown voltageAbstract
The continuous scaling of MOSFETs to meet the demands of high-performance devices has intensified challenges such as short-channel effects (SCEs), which degrade device reliability and efficiency. To address these issues, this study investigates the influence of SiO₂ buried layer thickness and vertical positioning on the electrical performance of 20 nm n-MOSFETs incorporating a high-k dielectric gate stack. Using TCAD Silvaco ATLAS, the research systematically evaluates how buried oxide thickness (10 nm to 50 nm) and depth (30 nm to direct contact with the channel) affect key device parameters, including threshold voltage (Vth), drain-induced barrier lowering (DIBL), breakdown voltage, ON current (Ion), leakage current (Ioff), and the Ion/Ioff ratio. Results show that increasing the buried layer thickness increases Ioff from 8.51 × 10⁻¹¹ A/m to 3.09 × 10-10 A/m at 50 nm, while Ion slightly increases to 2.3 × 10⁻³ A/m. Although this reduces the Ion/Ioff ratio from 2.37 × 10⁷ to 7.54 × 10⁶, it also significantly improves breakdown voltage from 85.09 V to 167.4 V at 10 nm thickness. Notably, the breakdown voltage decreases to 76.26 V at 50 nm. In terms of vertical positioning, placing a 10 nm SiO₂ buried layer in direct contact with the channel yields the highest breakdown voltage of 1186.7 V and the lowest Ioff of 5.15 × 10⁻¹¹ A/m, with an Ion/Ioff ratio of 3.62 × 10⁷. These results highlight that both the thickness and position of the buried oxide layer play a crucial role in suppressing SCEs and enhancing breakdown robustness.
Downloads
References
[1] Neisser, Mark. "The 2017 IRDS lithography roadmap." Journal of Microelectronic Manufacturing 1.2 (2018): 1-8. https://doi.org/10.33079/jomm.18010204
[2] Chopra, Shivani, and Subha Subramaniam. "A review on challenges for MOSFET scaling." Int. J. Innovative Science 2.4 (2015).
[3] Sanjay, B. Prasad, and Anil Vohra. "Dual material gate engineering to reduce DIBL in cylindrical gate all around Si nanowire MOSFET for 7-nm gate length." Semiconductors 54 (2020): 1490-1495. https://doi.org/10.1134/S1063782620110111
[4] Bashir, Faisal, Asim M. Murshid, and Mohammad Tariq Banday. "Device and circuit level performance assessment of n‐and p‐type dopingless MOSFETs." International Journal of Numerical Modelling: Electronic Networks, Devices and Fields 32.2 (2019): e2525. https://doi.org/10.1002/jnm.2525
[5] Das, Tanushree Debilata, et al. "Performance analysis of devices in double gate MOSFET." Int J Eng Adv Technol (IJEAT) 7 (2017): 131-136.
[6] Al-Jawadi, Ahmed S., Mohammad Tariq Yaseen, and Qais Thanon Algwari. "TCAD-Based Analysis of a Novel Dual Dielectric Gate MOSFET for High-Speed Applications." Silicon (2025): 1-12. https://doi.org/10.1007/s12633-025-03386-5
[7] Robertson, John, and Robert M. Wallace. "High-K materials and metal gates for CMOS applications." Materials Science and Engineering: R: Reports 88 (2015): 1-41. https://doi.org/10.1016/j.mser.2014.11.001
[8] Zareiee, Meysam. "Modifying buried layers in nano-MOSFET for achieving reliable electrical characteristics." ECS Journal of Solid State Science and Technology 5.10 (2016): M113. https://doi.org/10.1149/2.0151610jss
[9] Datta, Supratim, et al. "Impact of nanometric buried Oxide layer on subthreshold swing and drain conductance of junctionless accumulation mode MOSFET for analog circuit applications." International Journal of Nano Dimension 15.2 (2024). https://doi.org/10.57647/j.ijnd.2024.1502.12
[10] Bashir, Faisal, et al. "Impact of pocket doping on the performance of planar SOI junctionless transistor." Silicon 13 (2021): 1771-1776. https://doi.org/10.1007/s12633-020-00568-1
[11] Hafedh, Saadoon Abdul. "Feasibility study of hybrid energy system for off-grid electrification in rural areas." Diyala Journal of Engineering Sciences (2021): 57-66. https://doi.org/10.24237/djes.2021.14105
[12] Bashir, Faisal, et al. "A single schottky barrier MOSFET-based leaky integrate and fire neuron for neuromorphic computing." IEEE Transactions on Circuits and Systems II: Express Briefs 70.11 (2023): 4018-4022. https://doi.org/10.1109/TCSII.2023.3286810
[13] Hasan, Salim Abdullah, Abdulsattar Mohamed Ahmed, and Sayf A. Majeed. "Design and Simulation of a 100 Gbps WDM FSO Communication Link for a 6G Backhaul Network Under Dust Conditions in Iraq." Diyala Journal of Engineering Sciences (2024): 197-212. https://doi.org/10.24237/djes.2024.17412
[14] Rasheed, Ali Fathel, Rabee M. Hagem, and Abdul Sattar Mohammed Khidhir. "Design and Implementation of an Interactive Embedded System as a Low-Cost Remotely Operated Vehicle for Underwater Applications." Diyala Journal of Engineering Sciences (2024): 173-198. https://doi.org/10.24237/djes.2024.17312
[15] Aziz, MNI A., et al. "Comparison of electrical characteristics between Bulk MOSFET and Silicon-on-insulator (SOI) MOSFET." Journal of Telecommunication, Electronic and Computer Engineering (JTEC) 6.2 (2014): 45-49.
[16] Aziz, M. N. I. A., et al. "Study of electrical characteristics for 50nm and 10nm SOI body thickness in MOSFET device." Proceedings of Mechanical Engineering Research Day. Vol. 2015. 2015.
[17] Anvarifard, Mohammad Kazem, and Ali Asghar Orouji. "Proper electrostatic modulation of electric field in a reliable nano-SOI with a developed channel." IEEE Transactions on Electron Devices 65.4 (2018): 1653-1657. https://doi.org/10.1109/TED.2018.2808687
[18] Priya, Anjali, Nilesh Anand Srivastava, and Ram Awadh Mishra. "Perspective of buried oxide thickness variation on triple metal-gate (TMG) recessed-S/D FD-SOI MOSFET." Advances in Electrical and Electronic Engineering 16.3 (2018): 380. https://doi.org/10.15598/aeee.v16i3.2797
[19] Su, Elizabeth Mei-hua, et al. "Effects of BOX thickness, silicon thickness, and backgate bias on SCE of ET-SOI MOSFETs." Microelectronic Engineering 238 (2021): 111506. https://doi.org/10.1016/j.mee.2021.111506
[20] Bhuyan, Muhibul Haque, and Md Tariqul Islam. "Study of an n-MOSFET by Designing at 100 nm and Simulating using SIL V ACO ATLAS Simulator." IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) 12.1 (2022): 07-15. https://doi.org/10.9790/4200-12010715
[21] Pu, Li, Liu Yan, and Wang Hanlei. "Introducing a buried pure silicon layer in SOI-MESFET transistor to increase the breakdown voltage by modifying carriers and electric field distribution." Emergent Materials 6.2 (2023): 691-697. https://doi.org/10.1007/s42247-023-00471-6
[22] Tayade, Vinod Pralhad, and Swapnil Laxman Lahudkar. "Implementation of 20 nm graphene channel field effect transistors using Silvaco TCAD tool to improve short channel effects over conventional MOSFETs." Adv. technol. innov 7.1 (2021): 18-29. https://doi.org/10.46604/aiti.2021.8098
[23] Sarkar, Angsuman. "Device simulation using Silvaco ATLAS tool." Technology computer-aided design. CRC press, 2018. 203-252.
[24] Atlas user’s manual.
[25] Johnson, Brienne, and Jacob L. Jones. "Structures, phase equilibria, and properties of HfO2." Ferroelectricity in Doped Hafnium Oxide: Materials, Properties and Devices (2019): 25-45. https://doi.org/10.1016/B978-0-08-102430-0.00002-4
[26] Dong, Yemin, et al. "Patterned buried oxide layers under a single MOSFET to improve the device performance." Semiconductor science and technology 19.3 (2003): L25. https://doi.org/10.1088/0268-1242/19/3/L05
[27] Kaharudin, K. E., et al. "Effect of channel length variation on analog and RF performance of junctionless double gate vertical MOSFET." J Eng Sci Technol 14.4 (2019): 2410-2430.
[28] Matsumoto, Tsubasa, et al. "Inversion channel mobility and interface state density of diamond MOSFET using N-type body with various phosphorus concentrations." Applied Physics Letters 114.24 (2019). https://doi.org/10.1063/1.5100328
[29] Kumar, Amrish, Yashu Swami, and Sanjeev Rai. "Modeling of surface potential and fringe capacitance of selective buried oxide junctionless transistor." Silicon 13 (2021): 389-397. https://doi.org/10.1007/s12633-020-00436-y
[30] Mendiratta, Namrata, and Suman Lata Tripathi. "A review on performance comparison of advanced MOSFET structures below 45 nm technology node." Journal of Semiconductors 41.6 (2020): 061401. https://doi.org/10.1088/1674-4926/41/6/061401
[31] Koay, K. Y., et al. "Numerical Simulation on the Impact of Back Gate Voltage in Thin Body and Thin Buried Oxide of Silicon on Insulator (SOI) MOSFETs." International Journal of Nanoelectronics and Materials (IJNeaM) 16.4 (2023): 819-826. https://doi.org/10.58915/ijneam.v16i3.1349
[32] Sun, Jiale, et al. "A Novel Comb-Gate-Overlap-Source Tunnel Field-Effect Transistor Based on the Electric Field Fringe Effect." IEEE Transactions on Electron Devices 70.3 (2023): 877-882. https://doi.org/10.1109/TED.2023.3235314
[33] Shokouhi Shoormasti, Ali, Abdollah Abbasi, and Ali A. Orouji. "Improvement the breakdown voltage and the on-resistance in the LDMOSFET: double buried metal layers structure." Silicon 13 (2021): 2157-2164. https://doi.org/10.1007/s12633-020-00684-y
[34] Lomonaco, Julien. Modeling of total ionizing dose effects for multiscale simulation: from SOI devices to integrated circuit. Diss. Université Paris-Saclay, 2024.
[35] Peng, Jun, and G. Jeffrey Snyder. "A figure of merit for flexibility." Science 366.6466 (2019): 690-691.
[36] Guo, Jingwei, et al. "An Analytical Model of the Electric Field Distribution and Breakdown Voltage for Stepped Compound Buried Layer SOI LDMOS." 2022 International Conference on Electrical, Computer and Energy Technologies (ICECET). IEEE, 2022. https://doi.org/10.1109/ICECET55527.2022.9873456
[37] Cristoloveanu, Sorin, Maryline Bawedin, and Irina Ionica. "A review of electrical characterization techniques for ultrathin FDSOI materials and devices." Solid-State Electronics 117 (2016): 10-36. https://doi.org/10.1016/j.sse.2015.11.007
[38] Colinge, J. P. "The new generation of SOI MOSFETs." Rom. J. Inf. Sci. Technol 11.1 (2008): 3-15.
[39] Al-Jawadi, Ahmed S., Mohammad Tariq Yaseen, and Qais Thanon Algwari. "Gate Engineering Solutions to Mitigate Short Channel Effects in a 20 nm MOSFET." e-Prime-Advances in Electrical Engineering, Electronics and Energy (2025): 100934. https://doi.org/10.1016/j.prime.2025.100934
[40] Wagadre, Ankita, and Shashank Mane. "Design & performance analysis of DG-MOSFET for reduction of Short Channel effect over bulk MOSFET at 20nm." International Journal of Engineering Research and Applications 4.7 (2014): 30-34.
[41] Merad, Faiza, and Ahlam Guen-Bouazza. "DC performance analysis of a 20 nm gate length n-type Silicon GAA junctionless (Si-JL-GAA) transistor." International Journal of Electrical and Computer Engineering (IJECE) 10.4 (2020): 4043-4052. https://doi.org/10.11591/ijece.v10i4.pp4043-4052
[42] Naderi, Ali, and Hamed Mohammadi. "High breakdown voltage and high driving current in a novel silicon-on-insulator MESFET with high-and low-resistance boxes in the drift region." The European Physical Journal Plus 133.6 (2018): 221. https://doi.org/10.1140/epjp/i2018-12047-5
[43] Adhikari, Manoj Singh, et al. "Design of SOI MOSFETs for analog/RF circuits." Indian Journal of Pure & Applied Physics (IJPAP) 58.9 (2020): 678-685. https://doi.org/10.56042/ijpap.v58i9.31374
Downloads
Published
Issue
Section
License
Copyright (c) 2025 Aemen Al-Yozabakee, Qais Th. Algwari
This work is licensed under a Creative Commons Attribution 4.0 International License.
