A New Technology for Reducing Power  Consumption in Synchronous Digital Design Using  Tri-State Buffer

Hussein Shakor Mogheer

doi:10.24237/djes.2018.11208

Authors

Hussein Shakor Mogheer
en.hussein.eee13@gmail.com
Department of Communication Engineering, Engineering College, University of Diyala, Iraq

Keywords:

ALU, Tri-state logic, Dynamic power consumption

Abstract

This research paper deals with design and implementation of low power 8-bit arithmetic logic units. The main part of power consumption is consumed in ALU in any processor. Therefore, reducing power dissipation in ALU should be requiring. The proposed technique disabled one of the main block of ALU using tri-state logic which is not necessary to use, except the required processes. In this work, the suggested design is realized by using ASIC methodologies. In order to implement the arithmetic and logic architectures, 130 nm standard cell libraries are used for ASIC execution. The architecture of the design has been created using Verilog HDL language. In addition, it is simulated using ModelSim-Altera 10.3c (Quartus II 14.1) tools. By using tri-state technique, dynamic power and total power are decreased

Downloads

Download data is not yet available.

References

L. George and P. Bangde, "Design and Implementation of Low Power Consumption 32 bit ALU using FPGA", International Journal for Research in Emerging Science and Technology. India, Vol.1, No.5, pp.64-68, 2014.

J. P. Oliver, J. Curto, D. Bouvier, M. Ramos, and E. Boemo, “Clock Gating and Clock Enable for FPGA Power Reduction”, 8th Southern Conference on Programmable Logic (SPL). IEEE, pp.1-5, 2012.

R. Kulkarni1 and S.Y.Kulkarni, “Energy Efficient Implementation of 16-Bit ALU using Block Enabled Clock Gating Technique’’, Paper presented at the 2014 Annual IEEE India Conference (INDICON), 2014.

J. Kathuria, M. AyouKhan, Arti Noor, "A Review of Clock Gating Technique", MIT International Journal of Electronics and Communication Engineering. India, Vol.1, No.2, pp.106-114, 2011.

B. Pandey and M. Pattanaik, “Clock Gating aware Low Power ALU Design and Implementation on FPGA’’, 2nd International Conference on Network and Computer Science (ICNCS). Singapore, Vol. 2, No. 5, pp.206, 2013.

I. Brynjolfson, and Z. Zilic, “Dynamic Clock Management for Low Power Applications in FPGAs’’, Paper presented at the IEEE of the CICC Proceedings Custom Integrated Circuits Conference. pp.139-142, 2002.

D. K. Soni, & A. Hiradhar, “A Review on Existing Clock Gating", International Journal of Computer Science and Mobile Computing 4(3). pp. 371-382, 2015.

Maan.Hameed, A. Khmag, F.Z. Rokhani, A.B. Ramli, "CMOS Technology Using Clock Gating Techniques with Tri-State Buffer", Walailak Journal of Science and Technology (WJST). Vol.14, No.4, 2017.

Maan.Hameed, A. Khmag, F.Z. Rokhani, A.B. Ramli, " VlSI Implementation of Huffman Design Using FPGA With A Comprehensive Analysis of Power Restrictions", International Journal of Advanced Research in Computer Science and Software Engineering (IJARCSSE) 5(6), pp. 49-54, 2015.

H. Chaudhary, N. Goyal, & N. Sah, “Dynamic Power Reduction Using Clock Gating: A Review’’: IJECT International Journal of Electronics & Communication Technology, Vol.6, No.1, pp.22-26, 2015.

M. P. Dev,, D. Baghel, B. Pandey, M. Pattanaik & A. Shukla,“Clock gated low power sequential circuit design’’, Paper presented at the 2013 IEEE Conference on Information & Communication Technologies (ICT). pp.440 - 444, 2013.

B. Dokic, “A Review on Energy Efficient CMOS Digital Logic’’, ETASR - Engineering Technology & Applied Science Research, Vol. 3, No. 6, pp. 552-561, 2013.

Z. Karakehayov, “Model-driven clock frequency scaling for control-dominated embedded systems’’, International Journal of Computing 7(2). pp.100-107, 2014.